(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
8 January 2004 (08.01.2004)

PCT

(10) International Publication Number
WO 2004/003883 A1

(51) International Patent Classification[7]: G09G 3/36

(21) International Application Number: PCT/EP2003/006639

(22) International Filing Date: 23 June 2003 (23.06.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
MI2002A 001426 27 June 2002 (27.06.2002) IT

(71) Applicants *(for all designated States except US)*: **STMICROELECTRONICS S.R.L.** [IT/IT]; Via C. Olivetti, 2, I-20041 Agrate Brianza (IT). **DORA S.P.A.** [IT/IT]; Rue de la Gare, 39, I-11024 Chatillon (IT).

(72) Inventors; and

(75) Inventors/Applicants *(for US only)*: **PAPPALARDO, Salvatore** [IT/IT]; Via Calatabiano, 38, I-95125 Catania (IT). **PULVIRENTI, Francesco** [IT/IT]; Via Pacinotti, 15, I-95024 Acireale (IT). **PRIVITERA, Salvatore** [IT/IT]; Via Galermo, 110, I-95123 Catania (IT). **SALA, Leonardo** [IT/IT]; Via Circovallazione, 9, I-11026 Pont Saint Martin (IT).

(74) Agent: **MITTLER, Enrico**; Mittler & C. s.r.l., Viale Lombardia, 20, I-20131 Milano (IT).

(81) Designated States *(national)*: CN, IN, JP, US.

(84) Designated States *(regional)*: European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

Declarations under Rule 4.17:
— *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for the following designation US*
— *of inventorship (Rule 4.17(iv)) for US only*

Published:
— *with international search report*
— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SYSTEM FOR DRIVING ROWS OF A LIQUID CRYSTAL DISPLAY



(57) Abstract: The present invention describes a system for driving rows of a liquid crystal display comprising at least one module (10) for driving one single row of the liquid crystal display. The module comprises an inverter (T11-T12) operating in a supply path between a first (21) and a second (22) supply line of the system, where the first supply line (21) comprises first means (S1) capable of connecting it to a first (VLCD) or to a second (VA) supply voltage and the second supply line (22) comprises second means (S2) capable of connecting it to a third (VB) or to a fourth (VSS) supply voltage. The inverter (T11-T12) is driven by a logic circuitry (11-12) and sends in output (OUT) a drive signal for one single row of the liquid crystal display.

WO 2004/003883 A1

"System for driving rows of a liquid crystal display."

* * * *

DESCRIPTION

The present invention refers to a system for driving rows of a liquid crystal display.

Liquid crystal displays (LCD) are used today in an ever-increasing number of products such as cellular telephone, portable computers, etc. The displays, that can be in black and white, in a grey or colours scale, are usually made up of a matrix of electrodes in rows and columns which, appropriately driven by application of a voltage signal, cause at the crossing points, the so-called pixels, a change in optic behaviour of the liquid crystal placed between.

The image that is visualized on the display is obtained through different possible methods for driving the rows and the columns.

One method that is often used for driving an LCD and known as Improved Alt & Pleshko (IA&P) requires a single row electrode to be excited for an elementary period of time by means of a single spurt tone and the simultaneous excitation of the column electrodes; to the latter are then applied voltage values suitable for determining the powering up or the powering down of all the pixels that belong to that single row. For a successive period of elementary time there will be the excitation of another row electrode and so on until the scanning of the last row electrode is completed; therefore if the row electrodes are a number N and T is the period of elementary time, the time needed for scanning all the rows will be given by NT which is also called "frame".

The optic transmission characteristics of the liquid crystal vary with the amplitude of the voltage applied to the relative pixel, but the application of direct voltage is damaging for the liquid crystal as it permanently changes and degrades the physical properties of the material. For this reason the voltage signals used to drive the single pixels of an LCD are alternating

voltage signals in relation to a common value of direct voltage that not necessarily has to be the ground potential. In this manner the driving of a pixel of the display comes about through two waveforms of equal amplitude but with opposite polarity in relation to a common voltage, that follow each other periodically. Therefore the driving voltage applied to a given pixel during its period T within a frame is applied with opposite polarity during the respective period T of the successive frame.

Nevertheless all these voltage transitions involve a significant power that has to be managed by the drive circuits. Therefore one of the primary purposes in planning the driving devices of LCD rows and columns is to reduce the power consumption so as to minimise both the power delivered by the power supplies of said devices, and the power dissipated by them.

One part of a driving device of LCD rows and columns, more precisely the Philips PCF8548 device, is described in Figure 1.

The LOW_FRAME signal is a logic signal that equals 0 in the even frames, and equals 1 in the uneven frames. ROW_ON instead is a logic signal that equals 0 when the row in question is not selected, equalling 1 when it is being scanned. Starting from these two signals, through a circuit 1, the control signals that drive two transistors PMOS T9, T10 and two transistors NMOS T7, T8 are generated. In particular the gate terminals of the transistors T8, T9 are T10 are driven through 3 identical circuit cells C1, shown in Figure 2. Said cells are level-shifters that is buffers that convert the logic signal levels from low voltage to high voltage in particular from the supply voltage VDD to a driving voltage VLCD generated by a device (not shown in the Figure) comprising a booster regulator through the connection of a certain number of stages of a charge pump.

Each cell C1 comprises two transistors NMOS M22 and M23 driven by the signals A and NA, the output signal of the logic circuitry 1 and the negative signal A. The source terminals of the transistors M22 and M23 are connected to the voltage VSS and the drain terminals are connected

respectively to the drain terminals of two transistors PMOS M20 and M21 on the source terminal of which the voltage VLCD is present; in addition the drain terminals of the transistors M22 and M23 are connected to the gate terminals of the transistors M21 and M20. The outputs Q drive the gate of the transistors T10, T9 and T8.

The gate terminal of the transistor T7 is instead driven directly by a logic low voltage signal.

The source terminal of the transistor T9 is connected to a voltage reference VA while the drain terminal is connected to the drain terminal of the transistor T10 whose source terminal is connected to the voltage VLCD. The source terminal of the transistor T8 is connected to a voltage reference VB while the drain terminal is connected to the drain terminal of the transistor T7 whose source terminal is connected to the voltage VSS. The drain terminals of the pairs of transistor T7-T8 and T9-T10 are in common and supply the output signal OUT.

The voltages VA and VB are different levels of intermediate voltages between the voltages VLCD and VSS that are generated inside the drive device of an LCD. The ratio between these levels and VLCD is chosen on the basis of the dimension of the matrix of the display according to the criteria that will be shown below.

In particular according to the technique of Improved Alt & Pleshko, to drive the liquid crystal display adequately, four different levels of intermediate voltage between VLCD and VSS are generated inside the device. The relation between these and VLCD is set on the basis of the number of rows m of the display according to the relations:

VLCD, [(n+3)/(n+4)]*VLCD, [(n+2)/(n+4)]*VLCD, [2/(n+4)]*VLCD, [1/(n+4)]*VLCD, VSS)

with n given at the square root of m-3.

If, for example, m = 81 => n = 6 in the case of a display with 81 rows the voltage levels will be:

VLCD (9/10)*VLCD (8/10)*VLCD (2/10)*VLCD
(1/10)*VLCD VSS.

With reference to the drive circuit of Figure 1, in the case of a drive of rows, the voltage references VA and VB will be equal respectively to (9/10)*VLCD and (1/10)*VLCD. The drive will come about, for example, in the following manner: in a frame the transistors T9 and T7 will be turned on alternately while T10 and T8 will be off; in this case the output signal OUT, suitable for driving a row, will vary between VSS and VA according to whether the row is being scanned or not. In the successive frame the transistors T10 and T8 will be turned on alternately while the transistors T9 and T7 will be off and therefore the output signal will vary between VLCD and VB according to whether the row is being scanned or not. The waveforms of the output signal OUT in the case of driving two rows ROW0 and ROW1 for a frame n and for the successive frame n+1 are shown in Figure 3. The Figure 4 shows the image as it appears on the display.

In view of the state of the technique, the object of the present invention is to produce a system for driving rows of a liquid crystal display that has a minor number of components in comparison to the known system and therefore occupies a smaller overall area in the integration of the system.

In accordance with the present invention, this object is achieved by means of a system for driving rows of a liquid crystal display characterised in that it comprises at least one module for driving a single row of said liquid crystal display, said module comprising an inverter operating in a supply path between a first and a second supply line of said system, said first supply line comprising first means capable of connecting it to a first or to a second supply voltage and said second supply line comprising second means capable of connecting it to a third or to a fourth supply voltage, said inverter being driven by a logic circuitry and sending in output a driving signal for a single row of said liquid crystal display.

The characteristics and the advantages of the present invention will

appear evident from the following detailed description of an embodiment thereof illustrated as non-limiting example in the enclosed drawings, in which:

Figure 1 is a circuitry diagram of a row driving device of an LCD according to the known art;

Figure 2 is a more detailed circuitry diagram of a part of the circuit of Figure 1;

Figure 3 shows waveforms of the output voltage signal of the circuit of Figure 1 in the case of driving two rows;

Figure 4 shows an image formed on the display of an LCD;

Figure 5 is a circuitry diagram of a system for driving the rows of an LCD according to the invention;

Figure 6 shows the time waveforms LOW_FRAME, ROW_ON and OUT of the device of Figure 5.

With reference to the Figure 5 a circuit diagram of a system for driving rows of an LCD according to the present invention is shown. Said system uses various drive modules 10, every one for each row of the display, each of which comprises a low voltage logic circuitry 11 coupled to a level-shifter device 12 that drives a transistor PMOS T11 and a transistor NMOS T12 forming an inverter and having a single output terminal OUT where the signal for driving a single row is present. The transistors T11 and T12 are coupled to two supply lines 21 and 22 that can be connected to two different supply voltages, respectively VLCD, VA and VB, VSS, through two selector switches S1 and S2 controlled by a signal F which is a function of the signal LOW_FRAME. Said signal F will cause the switching of the switch S1 on VA and of the switch S2 on VSS if the signal LOW_FRAME is at logic level 0, while it will cause the commutation of the switch S1 on VLCD and of the switch S2 on VB if the signal LOW_FRAME is at the logic level 1.

The circuitry 11, which is preferably made up of only one gate XOR,

operates in a supply path between the supply voltages VDD and VSS and in input has the two logic signals LOW_FRAME and ROW_ON in which the logic signal LOW_FRAME is a logic signal that is equal to 0 in the even frames, and is equal to 1 in the uneven frames while the logic signal ROW_ON is equal to 0 when the row in question is not selected, and is equal to 1 when being scanned.

The output signal A has the value of the voltages VDD and VSS and together with the signal NA, that is the negative signal A, drives the elevator device or level-shifter 12 that operates between the supply voltages VLCD and VSS and has a similar circuit structure to the cell C1 of Figure 2. The output signal Q of the device 12 drives the gate of the two transistors T11 and T12.

If in an even generic frame n (the signal LOW_FRAME=0), if the row selected is being scanned (the signal ROW_ON=1), the output signal of the device 12 will have the value of the voltage VLCD and the output signal OUT will have the value of the voltage VSS. If instead the row selected is not being scanned (the signal ROW_ON=0), the output signal of the device 12 will have the value of the voltage VSS and the output signal OUT will have the value of the voltage VA.

At the successive frame n+1 (the signal LOW_FRAME=1), if the row selected is being scanned (the signal ROW_ON=1), the output signal of the device 12 will have the value of the voltage VSS and the output signal OUT will have the value of the voltage VLCD. If instead the row selected is not being scanned (the signal ROW_ON=0), the output signal of the device 12 will have the value of the voltage VLCD and the output signal OUT will have the value of the voltage VB.

In the Figure 6 the time waveforms of the signals LOW_FRAME, ROW_ON and OUT are shown in two successive frames, that is for an even frame and for an uneven frame.

CLAIMS

1. System for driving rows of a liquid crystal display characterised in that it comprises at least one module (10) for driving one single row of said liquid crystal display, said module comprising an inverter (T11-T12) operating in a supply path between a first (21) and a second (22) supply line of said system, said first supply line (21) comprising first means (S1) capable of connecting it to a first (VLCD) or to a second (VA) supply voltage and said second supply line (22) comprising second means (S2) capable of connecting it to a third (VB) or to a fourth (VSS) supply voltage, said inverter (T11-T12) being driven by a logic circuitry (11-12) and sending in output (OUT) a drive signal for one single row of said liquid crystal display.

2. System according to claim 1, characterised in that said inverter (T11-T12) is made up of a transistor PMOS and a transistor NMOS.

3. System according to claim 1, characterised in that the value of said first supply voltage (VLCD) exceeds said second supply voltage (VA), the value of said second supply voltage (VA) exceeds said third supply voltage (VB), and the value of said third supply voltage (VB) exceeds said fourth supply voltage (VSS).

4. System according to claim 1, characterised in that said first (S1) and second (S2) means are controlled by a logic signal (F) that controls respectively the connection of the first supply line (21) to said first (VLCD) or to said second (VA) supply voltage and the connection of the second supply line (22) to said third (VB) or to said fourth (VSS) supply voltage according to whether the frame is uneven or even.

5. System according to claim 4, characterised in that said logic circuitry (11-12) comprises a logic device (11) capable of supplying an additional input logic signal (A) to an elevator device capable of raising the level of said additional logic signal (A) for driving said inverter (T11-T12).


VLCD
VDD
C1
T10
A Q
NA Q
VSS
VDD
1
C1
A Q
NA Q
T9
VA
OUT
VSS
VB
ROW_ON
VDD
C1
A Q
NA Q
T8
VSS
VSS
VDD
T7
LOW_FRAME
VSS
VSS

Fig.1


VLCD
M20
M21
Q
Q
M22
M23
A
NA
VSS

Fig.2

This Page Blank (uspto)



Fig.5



Fig.3

Fig.4


LOW_FRAME
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0
0.000
0.005
0.010
0.015
0.020
0.025
0.030
S
ROW_ON
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0
0.000
0.005
0.010
0.015
0.020
0.025
0.030
S
OUT
16
14
12
10
8
6
4
2
0
0.000
0.005
0.010
0.015
0.020
0.025
0.030
S

Fig.6

This Page Blank (uspto)